



MODULE SPECIFICATION

Part 1: Information			
Module Title	Electronic Systems		
Module Code	UFMF7Q-30-3	Level	Level 6
For implementation from	2018-19		
UWE Credit Rating	30	ECTS Credit Rating	15
Faculty	Faculty of Environment & Technology	Field	Engineering, Design and Mathematics
Department	FET Dept of Engin Design & Mathematics		
Contributes towards			
Module type:	Standard		
Pre-requisites	None		
Excluded Combinations	None		
Co- requisites	None		
Module Entry requirements	None		

Part 2: Description
<p>Educational Aims: This syllabus is designed to enable the learner to understand and design MOSIS and power electronic systems, as well as have an understanding of how VLSI circuits are used in industry.</p> <p>Outline Syllabus: This module focusses on electronic design and power electronics, whilst also introducing the concepts of large scale integration. Key areas for study are electronic system design techniques and how to integrate these on a large scale within power electronics.</p> <p>The topics covered in this unit are: Electronic Design: Sequential Design Flip Flops Mathematical Operators</p>

STUDENT AND ACADEMIC SERVICES

Minimisation

Power Electronics:

Power Electronics Converters

Thyristor Controlled Series Compensator

Static VAR Compensator [SVC] / Static Synchronous Compensator (StatCom)

Unified Power Flow Controller [UPFC] / Dynamic Voltage Restoration [DVR]

Very Large-Scale Integration [VLSI]:

Component Construction

Metal Oxide Semiconductor Implementation Service (MOSIS)

Regular Array Structures

Analogue VLSI

Teaching and Learning Methods: See Assessment

Part 3: Assessment

Component A - Exam - 2 Hours - The assessment will encompass the analysis of power electronics systems and the creation of electronic sequences for given applications.

Component B - Individual Presentation – Students are given a sample electronic system and must produce and present an analysis of N and CMOS arrays with designs for a MOSIS logic device.

The resit assessment tasks for this module will involve a rework and reflective evaluation of the work carried out in the original task.

First Sit Components	Final Assessment	Element weighting	Description
Presentation - Component B		50 %	Individual presentation
Examination - Component A	✓	50 %	Examination (2 hours)
Resit Components	Final Assessment	Element weighting	Description
Presentation - Component B		50 %	Individual presentation
Examination - Component A	✓	50 %	Examination (2 hours)

STUDENT AND ACADEMIC SERVICES

Part 4: Teaching and Learning Methods																					
Learning Outcomes	<p>On successful completion of this module students will be able to:</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="text-align: center;">Module Learning Outcomes</th> </tr> </thead> <tbody> <tr> <td style="width: 20%;">MO1</td> <td>Conduct power electronics analysis calculations</td> </tr> <tr> <td>MO2</td> <td>Create and evaluate electronic sequences for engineering applications.</td> </tr> <tr> <td>MO3</td> <td>Analyse NMOS and CMOS arrays for logic applications.</td> </tr> <tr> <td>MO4</td> <td>Design and evaluate MOSIS devices for logic applications.</td> </tr> </tbody> </table>	Module Learning Outcomes		MO1	Conduct power electronics analysis calculations	MO2	Create and evaluate electronic sequences for engineering applications.	MO3	Analyse NMOS and CMOS arrays for logic applications.	MO4	Design and evaluate MOSIS devices for logic applications.										
Module Learning Outcomes																					
MO1	Conduct power electronics analysis calculations																				
MO2	Create and evaluate electronic sequences for engineering applications.																				
MO3	Analyse NMOS and CMOS arrays for logic applications.																				
MO4	Design and evaluate MOSIS devices for logic applications.																				
Contact Hours	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="text-align: center;">Contact Hours</th> </tr> </thead> <tbody> <tr> <td colspan="2" style="height: 20px;"> </td> </tr> <tr> <td colspan="2">Independent Study Hours:</td> </tr> <tr> <td style="text-align: center;">Independent study/self-guided study</td> <td style="text-align: center;">228</td> </tr> <tr> <td style="text-align: center;">Total Independent Study Hours:</td> <td style="text-align: center;">228</td> </tr> <tr> <td colspan="2">Scheduled Learning and Teaching Hours:</td> </tr> <tr> <td style="text-align: center;">Face-to-face learning</td> <td style="text-align: center;">72</td> </tr> <tr> <td style="text-align: center;">Total Scheduled Learning and Teaching Hours:</td> <td style="text-align: center;">72</td> </tr> <tr> <td>Hours to be allocated</td> <td style="text-align: center;">300</td> </tr> <tr> <td>Allocated Hours</td> <td style="text-align: center;">300</td> </tr> </tbody> </table>	Contact Hours				Independent Study Hours:		Independent study/self-guided study	228	Total Independent Study Hours:	228	Scheduled Learning and Teaching Hours:		Face-to-face learning	72	Total Scheduled Learning and Teaching Hours:	72	Hours to be allocated	300	Allocated Hours	300
Contact Hours																					
Independent Study Hours:																					
Independent study/self-guided study	228																				
Total Independent Study Hours:	228																				
Scheduled Learning and Teaching Hours:																					
Face-to-face learning	72																				
Total Scheduled Learning and Teaching Hours:	72																				
Hours to be allocated	300																				
Allocated Hours	300																				
Reading List	<p><i>The reading list for this module can be accessed via the following link:</i></p> <p>https://uwe.rl.talis.com/index.html</p>																				