

Module Specification

Digital Principles

Version: 2023-24, v2.0, 13 Mar 2023

Contents	
Module Specification	1
Part 1: Information	2
Part 2: Description	2
Part 3: Teaching and learning methods	4
Part 4: Assessment	6
Part 5: Contributes towards	7

Part 1: Information

Module title: Digital Principles

Module code: UFMFF8-30-1

Level: Level 4

For implementation from: 2023-24

UWE credit rating: 30

ECTS credit rating: 15

Faculty: Faculty of Environment & Technology

Department: FET Dept of Engineering Design & Mathematics

Partner institutions: None

Field: Engineering, Design and Mathematics

Module type: Module

Pre-requisites: None

Excluded combinations: None

Co-requisites: None

Continuing professional development: No

Professional, statutory or regulatory body requirements: None

Part 2: Description

Overview: Not applicable

Features: Not applicable

Educational aims: In addition to the Learning Outcomes, the educational experience may explore, develop, and practise but not formally discretely assess the following:

Develop competence in problem identification, analysis, design and implementation

Page 2 of 8 29 June 2023 (D4, D6).

Understanding of the need for a high level of professional and ethical conduct (S5).

Outline syllabus: Combinational Logic:

Number systems (decimal, binary, Hexadecimal, conversion, 1's complement and 2's complement representations).

Combinational logic design principles (Truth tables, Basic Logic gates (AND, OR, XOR, NAND, NOR, NOT), Boolean algebra, circuit analysis, circuit synthesis), Basic characteristics of digital ICs.

Minimisation (from Venn diagrams to 2D maps, Karnaugh maps, the Quine-McCluskey algoritms, don't care in Karnaugh maps).

Static and dynamic hazards.

Implementation using discrete gates, multiplexers, ROMs, PLAs, PLDs, CPLDs, FPGAs.

Sequential Logic:

Basic latches and flip-flops (RS, D, JK), clocking and evolution of flip-flops.

Counters (synchronous counters, up-down counters, analysing synchronous counters).

Shift registers (serial in parallel out, cyclic, pseudorandom sequence generator).

Finite state machines, State diagrams, tables and equations.

State reduction. Structured state assignment. Incompletely specified state tables.

Design process of synchronous sequential circuits.

Page 3 of 8 29 June 2023

Implementation using decoders, multiplexers and programmable devices.

Introduction to VHDL:

Setting the context.

Design flow for hardware description languages (capture, implementation, functional simulation, timing simulation, hardware verification).

VHDL structure (interface, implementations and components).

Design approaches in VHDL.

Microcontrollers:

Review of the design flow in micro-controllers based applications.

Review of basic functional parts a microcontroller, including internal architecture, programming model, op-codes, addressing modes, memory mapping and address decoding.

Use of digital electronics CAD tools, and simple system simulations.

Design and implementation of single-chip microcontroller-based embedded system.

Simple assembly language and high-level language software design and implementation.

Part 3: Teaching and learning methods

Teaching and learning methods: While the first part of the module covers the basic principles of digital systems, the second part covers the basic principles of micro-

Page 4 of 8 29 June 2023 controllers and related development environments. The theoretical concepts are formally introduced in lectures. These are supported by directed reading and well detailed worked examples. The practical content exposes the students to the practical aspect of the module. The laboratory exercises complement the theoretical aspect of the module. In the first semester, the lab activity involves the familiarisation with an integrated development environment (IDE). The real time implementation focuses on an FPGA hardware platform. In relation to the second semester, the entire detailed syllabus is addressed in the context of specific devices and development environments to be used in the laboratory work, as exemplars of the more generic issues. Students will gain hands-on knowledge in an experimental project-based environment. Relevant ethical issues will be highlighted and students will be encouraged to consider these further through directed reading.

Approximate time in hours Contact: 72 Assimilation and skill development: 140 Undertaking coursework: 40 Exam preparation: 48 Total: 300

Module Learning outcomes: On successful completion of this module students will achieve the following learning outcomes.

MO1 Knowledge and understanding of the basic mathematical principles as applied to the description and analysis of digital systems

MO2 An understanding of engineering principles as applied to digital systems and the ability to assess their performances

MO3 An understanding of and an ability to apply top-down digital design methods in the synthesis of digital systems

MO4 The ability to use integrated development environments to describe, simulate, implement and verify the correctness of digital designs

MO5 Competence in using specific Electronic Design Automation tools

MO6 An understanding of basic microcontroller structure and internal architecture

Page 5 of 8 29 June 2023

MO7 The ability to understand and use development tools to design, program, implement and test example applications

MO8 Competence in using technical literature and the ability to obtain documentation from various sources

Hours to be allocated: 300

Contact hours:

Independent study/self-guided study = 228 hours

Face-to-face learning = 72 hours

Total = 300

Reading list: The reading list for this module can be accessed at readinglists.uwe.ac.uk via the following link <u>https://uwe.rl.talis.com/modules/ufmff8-</u> <u>30-1.html</u>

Part 4: Assessment

Assessment strategy: A formal exam that contributes 50% towards the final mark of the module. The examination is summative and assesses the students' understanding of concepts and techniques, and their ability to apply them in relatively straightforward problems.

A coursework that contributes 50% towards the final mark of the module. The coursework consists of a logbook and a small scale lab project.

Assessment tasks:

Examination (Online) (First Sit) Description: Online Exam Weighting: 50 % Final assessment: Yes Group work: No Learning outcomes tested: MO1, MO2, MO3, MO6, MO7

> Page 6 of 8 29 June 2023

Project (First Sit)

Description: The coursework consists of lab reports of four practical sessions and a small scale project report. Weighting: 50 % Final assessment: No Group work: No Learning outcomes tested: MO3, MO4, MO6, MO7, MO8

Examination (Online) (Resit)

Description: Online exam Weighting: 50 % Final assessment: Yes Group work: No Learning outcomes tested: MO1, MO2, MO3, MO6, MO7

Project (Resit)

Description: The coursework consists of lab reports of four practical sessions and a small scale project report. Weighting: 50 % Final assessment: No Group work: No Learning outcomes tested: MO3, MO4, MO6, MO7, MO8

Part 5: Contributes towards

This module contributes towards the following programmes of study:

Instrumentation and Control Engineering {Foundation} [GCET] BEng (Hons) 2022-23

Electronics and Telecommunication Engineering {Foundation} [GCET] BEng (Hons) 2022-23

Instrumentation and Control Engineering {Foundation} [Feb][PT][GCET][8yrs] BEng (Hons) 2020-21

Instrumentation and Control Engineering {Foundation} [Oct][PT][GCET][8yrs] BEng (Hons) 2020-21